Contacts
Likely to Engage Contact 
Contact Name And Email
Current Role
Contact Info
Companies
Company Name/URL/Ticker
Industry
Employee Count
Revenue
Locations
Location
Contact Name | Contact Details | Job Title | Company Name |
|---|---|---|---|
YR Yogesh Raman | Memory Controller Senior Design Verification Engineer | Arm | |
GT Greg Trendel | Director, SoC Design Verification Engineering Manager | Dexian | |
OR Ofir Rozmarin | Director, IP Design Verification, Ethernet Silicon Engineering | Intel | |
BS Baruch Schnarch | Senior Director, Engineering Core Design Verification, Dfx, Fg & Post-Silicon System Validation | Intel | |
JK Jani Kuivalainen | Director, Surface Audio Design Verification and Systems Engineering | Microsoft | |
RB Robert Baldauff | Division Design & Verification Branch Spacecraft Engineering Head | Naval Research Laboratory | |
EA Edris Abzakh | Design Verification Engineering & Product Management Director, Systems | SanDisk | |
TS Tsvi Staierman | Director, Design Verification Department & Manager & Product Manager, Engineering | Nuvoton Technology Israel | |
PL Ponnambalam Lakshmanan | Verification Engineering Director, Design | Analog Devices | |
PN Prathyusha Namburi | Director, Engineering Ai GPU Hardware Ips Design Verification & Execution | Intel | |
SS S. Sarma Evani | Verification Engineering Director, Design | Analog Devices | |
DS Deepak Sridhar | Director, Engineering, Design Verification | Renesas Electronics | |
RK Raman Kumar | Verification Engineering Director, Design | Analog Devices | |
DH Dimpy Hasija | Manager, Design Verification Engineering | Intel | |
HC Hong Cho | Design Verification Principal & Engineer & Manager | Microsoft | |
RM Rajesh Murugesan | Senior Manager, Engineering Soc IP Design, Verification & Emulation | Microchip Technology | |
BV Basant Vinaik | Senior Manager, Engineering Design Verification | Meta Co. | |
MK Mushfique Khurshid | Senior Design Verification Engineer & Manager | Apple | |
AD Aditya Devarakonda | Global Manager, Engineering (Design Verification) | NXP | |
SA Shahar Azarya | Verification Engineering Manager, Systems Design | WD |