Contacts
Likely to Engage Contact 
Contact Name And Email
Current Role
Contact Info
Companies
Company Name/URL/Ticker
Industry
Employee Count
Revenue
Locations
Location
Contact Numbers and Email Addresses of B2B Business Professionals
Powered by 
Contact
Company
Browse Verified Professional Emails and Phone Numbers – Accurate & Up-to-Date
Build targeted lists and connect with verified professionals using ZoomInfo’s contact database. With over 209 million professional profiles and 13 million businesses, we offer more verified email addresses and direct phone numbers than any other market intelligence platform.
Contact Name  | Contact Details | Job Title | Company Name |
|---|---|---|---|
AK Arju Khatun |  Phone Email | Senior Verification Engineer, Memory Controller |  NVIDIA |
PK Prachi Khadilkar | PhoneEmail | Senior Memory Controller Verification Engineer | NVIDIA |
PP Pavan Panchapakeshan | PhoneEmail | Senior Memory Controller Verification Engineer | NVIDIA |
YR Yogesh Raman | PhoneEmail | Memory Controller Senior Design Verification Engineer |  Arm |
CI Craig Inman | PhoneEmail | Assistant VP, Engineering Verification |  Wabtec |
SD Simon Davidmann | PhoneEmail | Vice President, Engineering & Modeling & Verification Processor |  Simmons Electronics |
TD Tony Dodak | PhoneEmail | Vice President, Engineering, Prog Management, Systems, Mechanical, Verification Validation & Prototype |  Halla Mechatronics |
PP Padma Parthasarathy | PhoneEmail | Vice President, Silicon Engineering, Verification & Validation |  Microsoft |
KK Kalpana Kothapally | PhoneEmail | Vice President, CPU & Soc Verification Engineering |  Ampere |
MB Michael Birenbach | PhoneEmail | Director, Engineering (ASIC Verification) |  Cisco |
GT Greg Trendel | PhoneEmail | Director, SoC Design Verification Engineering Manager |  Dexian |
OR Ofir Rozmarin | PhoneEmail | Director, IP Design Verification, Ethernet Silicon Engineering |  Intel |
DC Denis Cai | PhoneEmail | Post Silicon Verification & Engineering Productivity Head |  United Micro Technology |
BS Baruch Schnarch | PhoneEmail | Senior Director, Engineering Core Design Verification, Dfx, Fg & Post-Silicon System Validation | Intel |
SA Sundararajan Ananthakrishnan | PhoneEmail | Technical Architect & Group Director, Applications Engineering, Systems Verifications |  Cadence Design Systems |
AM Afzal Malik | PhoneEmail | Director, Silicon Engineering (ASIC Verification & Emulation Infrastructure) | Cisco |
JK Jani Kuivalainen | PhoneEmail | Director, Surface Audio Design Verification and Systems Engineering | Microsoft |
PN Parikshit Narkhede | PhoneEmail | Senior Director and Principal Verification Engineer | Microsoft |
LD Lily Ding | PhoneEmail | Director, Soc Verification Engineering |  DreamBig Semiconductor |
DV Deepak Veettil | PhoneEmail | Director, Engineering Clean Energy Systems Validation & Verification |  Generac |
