Amit Dua

By Amit Dua on January 28, 2009Comments(0)Filed under: Functional Verification, IES, Incisive Enterprise Simulator (IES), NCVHDL

By Amit Dua on December 17, 2008Comments(0)Filed under: Functional Verification, Incisive Enterprise Simulator (IES)

Home > Community > Blogs > Bloggers > Amit Dua
...
Amit Dua

The Product Engineer of Cadence Incisive Enterprise Simulator, Amit is responsible for driving the integration of several key verification technologies, including simulator engine, testbench automation and methodology, in Incisive Enterprise Simulator.

View Member Profile #187,

Tech Tip: Viewing The Combined Help for IES-XL By Amit Dua on February 20, 2009 IES-XL is comprised of IUS, Incisive Verification Kits with Methodology, Specman, and Enterprise Manager in Desktop Mode. One of very common query from Incisive Simulator users is the need to view the help of all the IES-XL components together, in a same Read More , Comments (0)

Tech Tip: Avoiding "Error! Integer Overflow" With Incisive Simulator By Amit Dua on January 28, 2009 While simulating a VHDL design with Incisive Simulator, if an integer overflow is detected, the simulation stops with the following error message: Error! integer overflow File: ./test.vhd, line = 13, pos = 11 Scope: :$PROCESS 000 Time: 10 FS + 0 ./test Read More , Comments (0)

Video Demo: "irun" - The Way to run Simulations! By Amit Dua on December 17, 2008 The irun utility provides a use-model to run simulations with Incisive Simulator in a simple and consistent manner.

Amit Dua
...
Home > Community > Blogs > Bloggers > Amit Dua
...
Amit Dua

The Product Engineer of Cadence Incisive Enterprise Simulator, Amit is responsible for driving the integration of several key verification technologies, including simulator engine, testbench automation and methodology, in Incisive Enterprise Simulator.

View Member Profile #187,

Tech Tip: Avoiding "Error! Integer Overflow" With Incisive Simulator By Amit Dua on January 28, 2009 While simulating a VHDL design with Incisive Simulator, if an integer overflow is detected, the simulation stops with the following error message: Error! integer overflow File: ./test.vhd, line = 13, pos = 11 Scope: :$PROCESS 000 Time: 10 FS + 0 ./test Read More , Comments (0)

Video Demo: "irun" - The Way to run Simulations! By Amit Dua on December 17, 2008 The irun utility provides a use-model to run simulations with Incisive Simulator in a simple and consistent manner.

Amit Dua The Product Engineer of Cadence Incisive Enterprise Simulator, Amit is responsible for driving the integration of several key verification technologies, including simulator engine, testbench automation and methodology, in Incisive Enterprise Simulator.

Amit Dua, Cadence Design Systems

Amit Dua is Senior Product Engineer in Cadence Verification Division. He holds a Bachelors of Technology degree in Electronics Engineering from the Institute of Technology BHU, India. He can be reached at adua@cadence.com.

The Product Engineer of Cadence Incisive Enterprise Simulator, Amit is responsible for driving the integration of several key verification technologies, including simulator engine, testbench automation and methodology, in Incisive Enterprise Simulator.

Amit earlier worked in R&D of Incisive Simulator Engine for eight years and implemented simulator features and performance optimizations in NCSim simulator.

Amit works closely with numerous customers to improve the performance of their tools and verification processes.