Prof. Melvin A. Breuer This is Me

Education

 View all 39 references Web References

1. 1. Scientific Computing

   lims.scimag.com/ShowPR.aspx?PU - [Cached]

   Published on: 4/3/2005   Last Visited: 8/13/2006

   "Chips with any flaws at all have always been discarded," said Melvin A. Breuer, a professor in the University of Southern California Viterbi School of Engineering's Department of Electrical Engineering. "And this significantly increases the cost for the good ones."
   
   When manufacturers start making a complex chip, a very large percentage is faulty, Breuer explained. The percentage goes down as manufacturing techniques improve, he added, but "by the time the technique is thoroughly mastered, the chip is on its way to being obsolete."
   
   Some chip designers try to cut the losses by designing redundancy into the circuits, so that when circuitry fails, other circuitry can take its place. Even with these measures (and they have costs), large numbers of chips wind up as extremely expensive industrial waste.
   
   Traditionally, the wastage #151 often half the output or more #151 is written off as a business cost. But are all faulty chips useless? Seven years ago, Breuer and Viterbi School colleague S. K. Gupta began investigating the idea of acceptable errors produced by defective chips.
   
   For some applications #151 security, accounting and scientific applications #151 errors are intolerable, says Breuer. But for many others, including graphics, there is a surprising amount of leeway for "error tolerance."
   
   "If you have an application where the end user is a person rather than another computer, small changes in the output are imperceptible," says the researcher, giving as an example images created by a chip with a few defects, in which one or two pixels were out of place.
   
   The critical factor, Breuer says, was being able to cost-efficiently test and accurately predict if a defective chip will provide acceptable performance without having to plug it into the application. Breuer and Gupta have developed simple built-in test structures for chips that can automatically determine attributes regarding their erroneous performance, such as error rate and significance.
   
   Breuer specializes in problems like these: He is the author of several books on the subject (including Diagnosis and Reliable Design of Digital Systems and Digital System Testing and Testable Design), and is on the editorial board of the Journal of Electronic Testing.
   
   In a 2004 paper in IEEE Design and Test magazine, Breuer, Gupta and Intel Corp.
   ...
   Because of this and other work, the National Science Foundation recently awarded $1.1 million to Breuer, Gupta and two other Viterbi School researchers, Antonio Ortega and Keith Chugg, to investigate and develop error tolerance.
   ...
   Breuer and Gupta have also received funding for this work from the Semiconductor Research Corporation, and Breuer has received addition funding from the Okawa Foundation.
   ...
   Industry is also starting to perk up its ears, says Breuer. "When I first started talking to them," he recalls, "they were very negative. ‘We don't want our name associated in any way with defective product,' was their response.'" But their attitude seems to be changing; Breuer says that over the last 12 months he has been invited to give "keynote" talks at three conferences on the subject of error tolerance.
   
   "If these ideas catch on, we will see a major paradigm shift in the way chips are designed, tested and marketed. And these ideas will allow industry to continue to scale technology according to Moore's law, while reducing the cost of chips to the end user," Breuer notes. He adds, "considering that the net revenues of chips sold in 2004 was over $210 billion, the annual economic impact of these ideas could easily amount to billions of dollars."
   ...
   "We don't have people going through chip manufacturer's dumpsters yet, looking for usable silicon, but we've just started working," Breuer says.

2. 2. Using faulty processors 'could save billions' - vnunet.com

   www.vnunet.com/news/1161452 - [Cached]

   Published on: 2/1/2005   Last Visited: 2/24/2005

   Melvin Breuer, a professor at the University of Southern California Viterbi School of Engineering, believes that traditional manufacturing methods, which discard any chips with even the smallest of imperfections, is wasting processors that are often "good enough" to be incorporated into devices.
   
   "Chips with any flaws at all have always been discarded," he said. "And this significantly increases the cost for the good ones."
   
   When manufacturers start making a complex chip, a very large percentage are faulty, Breuer explained.
   ...
   But seven years ago, Breuer and Viterbi School colleague S K Gupta began investigating the idea of acceptable errors produced by defective chips.
   
   For some applications, such as security, accounting and science, errors are intolerable, according to Breuer. But for many others, including graphics, there is a surprising amount of leeway for "error tolerance" in silicon.
   
   "If you have an application where the end user is a person, rather than another computer, small changes in the output are imperceptible," said Breuer, giving as an example images created by a chip with a few defects in which only one or two pixels were out of place.
   
   The critical factor, according to Breuer, is being able cost-efficiently to test and predict whether a defective chip will provide acceptable performance without having to plug it into the application.
   
   Breuer and Gupta have developed simple built-in test structures for chips that can automatically determine attributes regarding erroneous performance, such as error rate and significance.
   
   A recent analysis indicated that 60 per cent of chips with a single defect would be able to decode MPEG video files and play them back with no user-noticeable errors.
   
   The chip industry is also starting to prick up its ears, according to Breuer. "When I first started talking to them, they were very negative," he said. "'We don't want our name associated in any way with a defective product,' was their response."
   
   But this attitude seems to be changing. Breuer claimed that over the past 12 months he has been invited to give keynote talks at three conferences on the subject of error tolerance.
   
   "If these ideas catch on, we will see a major shift in the way chips are designed, tested and marketed. And these ideas will allow industry to continue to scale technology according to Moore's Law, while reducing the cost of chips to the end user," he explained.

3. 3. resmiq.grm.polymtl.ca

   resmiq.grm.polymtl.ca/conferen - [Cached]

   Published on: 9/8/2007   Last Visited: 9/8/2007

   Moderators: Melvin A. Breuer, Univ. Southern California